NI LabVIEW NXG 4.0 FPGA Module | 7.6 Gb
Languages: English, Français, Deutsch, 日本語, 한국어, 中文
National Instruments is pleased to announce the availability of NI LabVIEW NXG 4.0 FPGA Module. This Module helps you develop and debug custom hardware logic that you can compile and deploy to NI FPGA hardware.
New Features and Changes - Date: August 9, 2019
- Accessing memory items outside a Clock-Driven Loop-Use the new Read Memory (G Dataflow) and Write Memory (G Dataflow) nodes to read or write data to a memory item outside a Clock-Driven Loop.
- Accessing registers outside a Clock-Driven Loop-Use the new Read Register (G Dataflow) and Write Register (G Dataflow) nodes to read or write data to a register outside a Clock-Driven Loop.
The following nodes include error in and error out terminals:
- Read Memory (Clock-Driven Logic)
- Write Memory (Clock-Driven Logic)
- Read Register (Clock-Driven Logic)
- Write Register (Clock-Driven Logic)
The following I/O Channels nodes have non-functional terminals removed:
- Read I/O (Clock-Driven Logic)-The valid output is removed.
- Set Output Data (Clock-Driven Logic)-The ready output is removed.
- Set Output Enable (Clock-Driven Logic)-The settled output is removed.
The LabVIEW NXG FPGA Module is no longer required to perform the following tasks:
- Access FPGA targets in the Design view palette of SystemDesigner
- View or edit FPGA code
- Deploy bitfiles (.lvbitx) to FPGA targets
- Migrate LabVIEW FPGA functions to LabVIEW NXG
The LabVIEW NXG FPGA Module and relevant drivers are required to perform the following tasks:
- Use driver-specific features in your FPGA code
- Run or compile FPGA code
- Migrate LabVIEW FPGA code that relies on specific drivers to LabVIEW NXG
LabVIEW NXG 4.0 FPGA Module Known Issues
This document contains the LabVIEW NXG 4.0 FPGA Module known issues that were discovered since the release. Not every issue known to NI will appear on this list; it is intended to only show the severe and more common issues that can be encountered.
744863 - Errors outside of Clock-Driven Logic can incorrectly refer to the source of the error as an Optimized FPGA VI.
Some errors outside of Clock-Driven Logic can incorrectly refer to "Optimized FPGA VI" as the source of the error. One example is an un-initialized shift register on a For Loop
LabVIEW NXG 4.0 FPGA Module Bug Fixes
The following items are a subset of known issues fixed between LabVIEW NXG 3.1 FPGA Module and LabVIEW NXG 4.0 FPGA Module.
572838 Reported Compile Duration may be incorrect after reconnecting to compilation
718663 A generic back-end compile error is thrown when compiling designs with DMA FIFOs or DRAM in clock domains of 500 MHz or greater. The case is not supported and a more descriptive error message has been added.
727385 I/O Constants are incorrectly renamed when a FAM associated with that I/O is removed and then re-added.
704962 Memory resources configured for LUT storage display a read latency of 1 cycle in the disabled drop-down configuration menu when the actual read latency is 0 cycles.
LabVIEW FPGA is a software add-on for LabVIEW that you can use to more efficiently and effectively design FPGA-based systems through a highly integrated development environment, IP libraries, a high-fidelity simulator, and debugging features. You can create FPGA VIs that combine direct access to I/O with user-defined LabVIEW logic to define custom hardware for applications such as digital protocol communication, hardware-in-the-loop simulation, and rapid control prototyping. Though the LabVIEW FPGA Module contains many built-in signal processing routines, you can also integrate existing hardware description language (HDL) code as well as third-party IP.
The LabVIEW NXG FPGA Module is the next generation of LabVIEW FPGA and contains only a subset of the features and hardware support in the LabVIEW 2018 FPGA Module.
Introduction to the LabVIEW FPGA NXG Module for High-Performance Applications
Since 1976, National Instruments has equipped engineers and scientists with tools that accelerate productivity, innovation and discovery. NI's graphical system design approach to engineering provides an integrated software and hardware platform that speeds the development of any system needing measurement and control. The company's long-term vision and focus on improving society through its technology supports the success of its customers, employees, suppliers and shareholders.
Product: NI LabVIEW NXG 4.0 FPGA Module
Supported Architectures: x64
Website Home Page : www.ni.com
Language: English, Français, Deutsch, 日本語, 한국어, 中文
System Requirements: PC *
Supported Operating Systems: *
Software Prerequisites: *
Supported Hardware: *
Size: 7.6 Gb
The LabVIEW NXG 4.0 FPGA Module has the following requirements:
- LabVIEW NXG 4.0
- At least 35 GB of free disk space
- 8 GB RAM
Supported Operating System
The LabVIEW NXG 4.0 FPGA Module supports the following operating systems:
- Windows 10 (version 1903) / 8.1 Update 1* / 7 SP* (64-bit)
- Windows Server 2012 R2*
- Windows Server 2008 R2 SP1**
Note: On Windows 8.1/Server 2012 R2/Server 2008 R2 SP1, some features, such as local compile, Optimized FPGA VIs, simulation of FPGA code that includes Xilinx IP or HDL code, are not supported because these features require the Xilinx compilation tools which do not support these OSes. Using these features on these OSes may result in unpredictable results.
* NI software installs VC2015 Runtime and .NET 4.6.2. Windows 8.1 and Windows Server 2012 R2 require Microsoft updates to support these items.
** NI software is signed with a SHA-256 certificate. Windows 7 SP1, Windows Embedded Standard 7 SP1, and Windows Server 2008 R2 SP1 require Microsoft updates to support SHA-256.
The following list details the hardware models and FAMs supported in the LabVIEW NXG 4.0 FPGA Module.
- NI-2940R/2942R/2943R/2950R/2952R/2953R (40 and 120 MHz bandwidth variants)
- NI-2944R/2954R (160 MHz bandwidth)